0, 1
Explanation:
In the first scenario, the AND gate' output is high, and both of the NAND gate' inputs are high. The Y output will be little. In the second situation, the AND gate output will be low, and both NAND gate inputs will be low. Y will be a large output.