A NOR gate and a NAND gate are connected as shown in the figure. Two different sets of inputs are given to this set up. In the first case, the inputs to the gates are A = 0, B = 0, C = 0. In the second case, the inputs are A = 1, B = 0, C = 1. The output Y in the first case and second case respectively are
